CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
Topic 8 Circuit Envelope
Rashaunda Henderson
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
2017 Book OperationalAmplif[..]
未知
Verilog数字系统设计教程
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
基于CMOS工艺的全芯片ESD保护[..]
Accurate and Rapid Measurement of IP2 and IP3
Ken Kundert
Pyros Interactive Viewer User Guide
Inc. Synopsys
Digital Logic and Computer Design
M. MORRIS MANO
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Computational Electromagnetics with MATLAB®, Fourth Edition
Matthew N.O. Sadiku
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
高能效流水线模数转换器的研究与设计
fluids-04-00159-v2
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
带隙基准电路的研究
<CCC6B3A4CEC4>
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation