Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
An improved bandgap reference with high power supply rejection ...
未知
HFIC chapter 7 low-noise amplifier design
低压低功耗电流模CMOS带隙基准电路 孔令荣
PrimeTime User Guide
Synopsys, Inc.
全数字锁相环建模及分析代码-2014
USB 2.0
hevryjiang
14990665645773625[..]
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
IEEE Std 802.11b-1999
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
CNKI
实用开关电源设计
High-Speed System and Analog InputOutput Design Thanh T. Tran
24位96KSPSΣ-Δ调制器的设计
CBJ
LDO环路稳定性仿真分析
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly