ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
未知
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
信号分析与处理_MATLAB语言及应用
http://www.pris.edu.cn
Calibre® xRC User's Manual
Siemens Industry Software
Microsoft Word - translator_prefac[..]
Zhiping Yu
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
ZigBee低中频接收机中复数滤波[..]
Session 24: Advanced Embedded Memories
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
运放chopper基本原理
SENASIC
深入理解LINUX网络技术内幕
Elementary Differential Equations and Boundary Value Problems
William E. Boyce & Richard C. Diprima & Douglas B. Meade
Single miller capacitor frequency compensation technique for ...
jssc.2005.Replica Compensated Linear Regulators for PLLs
Computational Methods for Electromagnetic Phenomena
Cai, Wei
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...