VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
综合与Design Compiler
阳晔
AN827_RevA.fm
mamiller
Operation and Modeling of the MOS Transistor By Tsividis
未知
低压低功耗电流模CMOS带隙基准电路 孔令荣
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
基准电压源和线性稳压器的设计
lmliu
openofdm-readthed[..]
ESD Analog Circuits and Design
Accurate and Rapid Measurement of IP2 and IP3
Ken Kundert
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
Adaptive Filter Theory 5/E
Simon Haykin
Session 25: DRAM
微波工程
David M. Pozar
宽带可变增益放大器的研究与设计
2017 Book OperationalAmplif[..]
MIMO-OFDM无线通信技术及M[..] WIRELESS COMMUNICATIONS WITH MATLAB
（韩）YONG SOO CHO，JAEKWON KIM，WON YONG YANG，CHUNG G.KANG著；孙锴，黄威译
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...