Practical RF System Design (William F. Egan) (Z-Library)
未知
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
基于延迟锁相环的时钟发生器设计
Session 16: Computation in Memory
Hands-On Data Analysis with Pandas Efficiently perform data ...
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
一种带过温保护和折返电流限的LDO设计
A mixed-mode esd protection circuit simulation-design methodology ...
自动控制原理
CN105763219A-2016[..]
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
Questa Verification IP Data Book
Mentor Graphics Corporation
一种自适应补偿的宽输入LDO设计
Design of Chopper-Stabilized Amplifiers With Reduced Offset ...
RC OSCILLATOR WITH ADDITIONAL NVERTER IN SERIES WITH CAPACTOR
C++ Primer Plus（第6版）中文版
[美] Stephen Prata
信号与系统（奥本海姆）
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...