基于CMOS工艺的负压低压差线性稳[..]
未知
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
科学元典丛书 控制论：或关于在动物和机器中控制和[..]
[美]维纳著
ESD Analog Circuits and Design
Session 23
<C8ABD2B3D5D5C6AC>
Administrator
Convex Optimization in Signal Processing and Communications
Daniel P. Palomar, Yonina C. Eldar
用于射频SOC芯片的低噪声高电源抑[..]
FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD
CMOS: Circuit Design, Layout, and Simulation
R. Jacob Baker
SSReader Print.
<B4F4B4F4>
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
托马斯微积分
（美）芬尼 （美）韦尔 （美）焦尔当诺著 叶其孝 王耀东 唐兢译
C程序设计语言_第2版新版_-20[..]
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
用于低相位噪声LC VCO的低噪声可调LDO的设计
Qt 5.9 C++开发指南 (王维波 栗宝鹃 侯春望) (Z-Library)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...