A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
PCI Express Base 4.0
未知
IC Mask Design
Microsoft Word - Telescopic.doc
chwtang
现代控制系统
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
PrimeWave� Design Environment User Guide
Inc. Synopsys
IP3 and Intermodulation Guide | Maxim Integrated
Session 26V
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
Spectre Circuit Simulator RF Analysis Theory
Inc. Cadence Design Sys tems
微波工程 （第3版）
（美）DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
USB2.0协议中文版
Jungle
逐达逼近型模数转换器的低功耗与高速[..]
NoiseDesign.dvi
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
DjVu Document
Gustavo
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...