理工书库 lilin | Category: A-7

Discover (Random Books)

RF Circuit Design (Information and Communication Technology Series,)

RF Circuit Design (Information and Communication Technology ...

Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology

Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...

Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed

CMOS Mixed-Signal Circuit Design, 2nd Ed

CMOS Mixed-Signal Circuit Design, 2nd Ed

高精度带隙基准电压源的实现江金光

高精度带隙基准电压源的实现江金光

Silicon-Germanium Heterojunction Bipolar Transistors (2002)

Silicon-Germanium Heterojunction Bipolar Transistors (2002)

高速低功耗逐次逼近式ADC研究与实现

高速低功耗逐次逼近式ADC研究与实现

e采样与adc

e采样与adc

CMOS Mix-Signal Circuit Design Baker

CMOS Mix-Signal Circuit Design Baker

Using the Python API to Develop Process Portable PyCells

Using the Python API to Develop Process Portable PyCells

finite elemennt anlysis in ansys

finite elemennt anlysis in ansys

艾伦教材答案

艾伦教材答案

射频电路与芯片设计要点（中文版）

射频电路与芯片设计要点（中文版）

ISSCC2021-SC4

ISSCC2021-SC4

电子电路的计算机辅助分析与设计方法.汪蕙

电子电路的计算机辅助分析与设计方法.汪蕙

python 数值分析

python 数值分析

Mirella Misiaszek

Wishbone B4

Wishbone B4

IEEE Standard for Information Technology—Telecommunications and information exchange between systems—LANs and MANs—Specific requirements—Part 11: WLAN MAC and PHY Specifications—Amendment 5: Enhancements for Higher Throughput

IEEE Standard for Information Technology—Teleco[..] and information ...

LAN/MAN Standards Committee of the IEEE Computer Society

USB2.0协议中文版

USB2.0协议中文版

Category: A-7

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...