Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
12bit pipeline ADC design
未知
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
信号与系统 MATLAB综合实验
射频微电子学
Zhiping Yu
Harmonic balance finite element method applications in nonlinear ...
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
IEEE
gmId方法原理
共源共栅实验五
USER
CMOS模拟集成电路
王永生
数字滤波器的MATLAB与FPGA[..]
CN104601160B-灿芯半导[..]
电子电路的计算机辅助分析与设计方法.汪蕙
高速低功耗逐次逼近式ADC研究与实现
微带电路
Oversampling Delta-Sigma Data Converters lowRes Candy
IEEE Standard for Ethernet