理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development of AMS Circuit Generators

2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...

低噪声快速建立的全片内LDO设计

低噪声快速建立的全片内LDO设计

Session 35

Session 35

教材：李庆扬数值分析-第五版

教材：李庆扬数值分析-第五版

信号与系统 MATLAB综合实验

信号与系统 MATLAB综合实验

HSPICE/SPICE Interface Reference

HSPICE/SPICE Interface Reference

Inc. Cadence Design Sys tems

JSSC 202212

JSSC 202212

SAR ADC-MIT

SAR ADC-MIT

Precise delay generation using coupled oscillators

Precise delay generation using coupled oscillators

J.G. Maneatis & M.A. Horowitz

Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance Limits and Robust Implementations by Friedel Gerfers, Maurits Ortmanns (z-lib.org)

Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...

New developments in IC voltage regulators

New developments in IC voltage regulators

ISSCC2021-SC4-Processor Clock Generation, Distribution, and Clock SensorManagement Loops

ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

ssreader

ssreader

无线通信中的射频收发系统设计（英文版）

无线通信中的射频收发系统设计（英文版）

Nonlinear Hybrid Continuous/Discrete-Time Models (Atlantis Studies in Mathematics for Engineering and Science 8)

Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...

艾伦教材答案

艾伦教材答案

Microsoft Word - LNA.doc

Microsoft Word - LNA.doc

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)