理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

Session 11: Advanced Wireline Links and Techniques

Session 11: Advanced Wireline Links and Techniques

Electromagnetics for High-speed Analog and Digital Communication Circuits

Electromagnetics for High-speed Analog and Digital Communication ...

Ali M. Niknejad

CMOS模拟集成电路设计

CMOS模拟集成电路设计

（美）艾伦，（美）霍尔伯格著

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...

Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin

LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References Cited DETECTING METHOD

LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...

Sweetspot

Sweetspot

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

Session 3: Highlighted Chip Releases: Modern Digital SoCs

Session 3: Highlighted Chip Releases: Modern Digital SoCs

PHASE ERROR CANCELLATION

PHASE ERROR CANCELLATION

compact trimming design of a high precision reference

compact trimming design of a high precision reference

Solution-for-Design of Analog CMOS Integrated Circuits 2nd

Solution-for-Design of Analog CMOS Integrated Circuits 2nd

Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) (z-lib.org) (1)

Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...

用于低相位噪声LC VCO的低噪声可调LDO的设计

用于低相位噪声LC VCO的低噪声可调LDO的设计

LDO降压转换器的稳定性分析

LDO降压转换器的稳定性分析

Advanced Electromagnetic Computation

Advanced Electromagnetic Computation

Dikshitulu K. Kalluri

基准源和温度检测模块设计

基准源和温度检测模块设计

Low-Cost Low-Power 2.4 GHz RF Transceiver datasheet (Rev. C)

Low-Cost Low-Power 2.4 GHz RF Transceiver datasheet (Rev. C)

Texas Instruments, Incorporated [SWRS040,C

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)