理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

A 470-nA Quiescent Current and 92.7%/94.7% Efficiency DCT/PWM Control Buck Converter With Seamless Mode Selection for IoT Application

A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...

芯片漫游指南

芯片漫游指南

ADS基础与低噪放设计

ADS基础与低噪放设计

TWO-STAGE FULLY-DIFFERENTIAL OPAMPS

TWO-STAGE FULLY-DIFFERENTIAL OPAMPS

高效率峰值电流模BOOST型DC-DC转换器的研究与设计-徐锦里2016

高效率峰值电流模BOOST型DC-[..]

Fast analytical techniques for electrical and electronic circuits

Fast analytical techniques for electrical and electronic circuits

Vatche Vorperian

PLL WITH LOW SPURS

PLL WITH LOW SPURS

Pieter Harpe, Andrea Baschirotto, Kofi A. A. Makinwa eds. High-Performance AD and

Pieter Harpe, Andrea Baschirotto, Kofi A. A. Makinwa eds. High-Performance ...

多频段匹配自动优化

多频段匹配自动优化

数值分析

数值分析

带温度补偿的扩频振荡器研究与设计

带温度补偿的扩频振荡器研究与设计

模拟电路与数字电路

模拟电路与数字电路

FPGA数字信号处理设计教程-system generator入门与提高

FPGA数字信号处理设计教程-sy[..] generator入门与提高

Intel® Quartus® Prime Standard Edition User Guide Platform Designer

Intel® Quartus® Prime Standard Edition User Guide Platform Designer

Intel Corporation

IEEE Std 802.11b-1999

IEEE Std 802.11b-1999

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...

Session 23

Session 23

基于CMOS工艺的负压低压差线性稳压器设计

基于CMOS工艺的负压低压差线性稳[..]

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)