大电流、高稳定性的LDO线形稳压器
未知
PowerManagmentIC
khchen
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
PLL 设计仿真及应用
Roland E. Best
信号与系统习题详解 奥本
Microsoft PowerPoint - plenary_2021_reserve
Albert
半导体工艺和器件仿真工具Silvaco TCAD
唐龙谷
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
学校代码 10530 学 号 201110061316
zxsr70885
模拟IC设计
拉扎维
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
高频电子线路.第五版
RISC-V IOMMU Architecture Specification
IOMMU Task Group
04_TechActive.fm
Administrator
模拟集成电路设计与仿真 何乐年
Edward
精通开关电源设计-中文版-第一版
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.