SARADC设计
李福乐
高速信令-抖动建模-分析预算
未知
开关电容电路 从入门到精通
bingdian001.com
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
Solution-for-Design of Analog CMOS Integrated Circuits 2nd
Session 14: mm-Wave Transceivers for Communication and Radar
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
AMPLIFIER ARCHITECTURE AND APPLICATION THEREOF TO A BAND-GAP ...
低功耗的高速高精度运放设计
[集成电路掩膜板设计].IC.Ma[..]
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
Dynamic offset compensated CMOS amplifiers-Huijsing
数字电子技术基础
阎石主编
模拟IC设计
格雷
信号与系统下 第三版
Introduction to advance node feathers
88691
Verification of SD/MMC Controller IP Using UVM
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.