数字信号处理的FPGA实现(第3版[..]
未知
1.5Bit 级pipelined+ADC典型单[..]
TMTT 202212
用于LDO稳压器的CMOS基准电压[..]
Microsoft Word - CummingsSNUG2008B[..]
cliffc
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
高精度、快速瞬态响应LDO电路设计
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
LDO设计小结一
zeng zhen
CMOS带隙基准源研究与设计
dwd
Design of Low Noise Amplifiers
Steve Long
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
微波工程（第四版） (David M.Pozar) (Z-Library)
高精度带隙基准电压源的实现 江金光
Allen CMOS模拟集成电路设计解答
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
Noise in Solid-state Devices and Lasers
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.