Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
未知
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
thesis.dvi
模拟CMOS集成电路设计 答案(拉扎维)
基于功耗优化的Pipelined+[..] (1)
electronic devices
Thomas L. Floyd
Security Camera Processor using One-bit Motion Detection
silicon
Presentation
Gaurav Singh
0071509054.pdf
LDO低输出噪声的分析与优化设计 朱勤为
Elementary Differential Equations and Boundary Value Problems
William E. Boyce & Richard C. Diprima & Douglas B. Meade
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
硕士论文-宽带匹配网络的实频法研究
man.book
merickso
DUTY CYCLE CORRECTION CIRCUITRY
集成电路掩模设计－基础版图技术
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.