简并点优化的高性能带隙基准电路
未知
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
DCDC-EECS-2011-94
未命名图书
examples
server1
Microsoft Word - Bandgap Simulation Report.doc
Weishan
一种极低静态电流LDO线性稳压器的设计
SAR ADC-MIT
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Delta-sigma dac设计和分析
jianggx
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
反馈运算放大器电路的噪声分析和设计
Understanding Phase Noise in LC VCOs
A Key Problem in RF Integrated Circuits
FFT IP核调用与仿真
琥珀主1369195734
A Basic Introduction to the gm ID-Based Design
实验 带运放的带隙基准设计
USER
LDO模拟集成电路设计
Session 31
IEEE Standard for Ethernet