A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
USB 3 1 r1.0
mphelps
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
CMOS集成电路EDA技术
作者
CN101140511B-硅谷数模[..] carry binary adder
未知
Topics in Multiple-Loop Regulators and Current-Mode Programming
高能效流水线模数转换器的研究与设计
无线通信中的射频收发系统设计（英文版）
A simple three-terminal IC bandgap reference
A.P. Brokaw
CMOS单片LDO线性稳压器的设计
集成电路掩模设计－基础版图技术
简并点优化的高性能带隙基准电路
MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...
William Bolton
Session 30: Non-Volatile Memories
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
Session 18
PCI Express Base r3.1
Bill Haffner
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Vivado Design Suite User Guide: Logic Simulation (UG900)