A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
Frontmatter
未知
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
ESD Design and Synthesis
PrimeWave� Design Environment User Guide
Inc. Synopsys
Introduction to RF Simulation and its Application
Ken Kundert
Avalon Tri-state Conduit Components User Guide
Altera Corporation
超标量处理器设计 (姚永斌) (z-lib.org)
PCI Express Base 4.0
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
Digital Design Netlisting and Simulation SKILL Refer ence
Inc. Cadence Design Sys tems
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
基于嵌入式密勒补偿技术的LDO放大器设计
Virtuoso Editing 的使用简介
Richey
电路分析
芯片漫游指南
Accurate and Rapid Measurement of IP2 and IP3