低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
Microsoft Word - translator_prefac[..]
Zhiping Yu
TWO-STAGE FULLY-DIFFERENTIAL OPAMPS
Vishal Home PC
ISSCC2021 Session 29
未知
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
深入理解linux虚拟内存管理（英文）
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
斩波放大器输出纹波抑制方法综述 张三锋
CNKI
DDS关键公式计算
琥珀主
一种LDO使能控制端失效的分析方法
Assura Physical Verifica tion User Guide
Inc. Cadence Design Sys tems
Session 36
Cadence高速电路板设计
Frequency Compensation of Op-amp and its types Circuit Digest
DELAY LOCKLOOP CIRCUIT
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译