Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
模拟电子技术基础答案-第五版
未知
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
MATLAB-SIMULINK通信[..] 2
Electronic Design Automation for IC Implementation, Circuit ...
Luciano Lavagno & Igor L. Markov & Grant Martin & Louis K. Scheffer
低功率、高分辨率的A-D转换器@2018
作者
Digital integrated circuit design using verilog and systemverilog ...
ISSCC2021 Session 15
ESD Design and Synthesis
EE214: Analog Integrated Circuit Design
murmann
CMOS Mixed-Signal Circuit Design, 2nd Ed
Voltus-Fi Hierarchical IR Drop and EM Analysis
Modelithics Optimized LNA Design April MWJ 2021
Session 16
How to Calculate Balun Performances using ADS Expressions
Che-Sheng Chen
射频电路与芯片设计要点（中文版）
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed