数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
一个全差分运放电路的设计
Administrator
Session 30
未知
Microsoft Word - translator_prefac[..]
Zhiping Yu
高效率 PWM 控制电流型 DC-DC
Lenovo User
Session 21
Session 34
纳米级CMOS逐次逼近A D转换器设计研究与实现
Precise delay generation using coupled oscillators
J.G. Maneatis & M.A. Horowitz
Microsoft Word - 131_63212-IJAER ok 4118-modified document
AA
Numerical Analysis
Richard L. Burden
计算PSRR的新方法
雨林木风
Session 10: Continuous-Time ADCs and DACs
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
通信原理 第7版 学习辅导与考研指导
曹丽娜，樊昌信编著
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
A0130105
Preeti Sharma
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...