高速数字电路设计中信号完整性分析与研究
未知
Avalon Verification IP Suite User Guide
Altera Corporation
IEEE Std 802.11b-1999
Introduction to advance node feathers
88691
SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT ...
Katsuhiko Ogata
dynstab2/ThePirateBay
CMOS Mix-Signal Circuit Design Baker
Session 18
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
基于斩波技术的CMOS运算放大器失[..]
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
数值分析.Timothy Sauer.图灵中文扫描版
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
现代控制系统 第八版
linhai
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
12bit pipeline ADC design
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
Calibre® xRC User's Manual
xCalibrate Batch User's Manual
Calibre® xACT User's Manual