ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
未知
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
LDO低输出噪声的分析与优化设计 朱勤为
AMBA 4 AXI4-Stream Protocol Specification
ARM Limited
Creating Qsys Components
Altera Corporation
Pieter Harpe, Andrea Baschirotto, Kofi A. A. Makinwa eds. High-Performance ...
ADS中噪声源使用验证
XU,YUE (K-China,ex1)
Chopper Stabilized Amplifiers
sean
一种加入动态补偿电路的快速响应LDO设计
一种超低静态功耗LDO的设计
一种带软启动电路的带隙基准电压源的实现 张科
CNKI
Dynamic Analysis of Switching-Mode DC DC Converters-Springer ...
TMTT 202212
ISSCC2021 Session 23
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
王华老师射频功放教材
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester