数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
集成电路版图设计 [陆学斌 主编] 2012年版
未知
Session 19: Optical Systems for Emerging Applications
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
e采样与adc
Virtuoso Visualization and Analysis XL User Guide
Inc. Cadence Design Sys tems
微波工程（第四版） (David M.Pozar) (Z-Library)
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
无线通信的MATLAB和FPGA实现
西瑞克斯（北京）通信设备有限公司 编著
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
CMOS Analog Circuit Design
4<8=8AB@0B>@
NoiseDesign.dvi
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
模拟电子技术基础答案-第五版
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc