带隙基准电路的研究
<CCC6B3A4CEC4>
Synthesis and Optimization of Digital Circuits (Giovanni De ...
未知
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
模拟集成电路设计与仿真 何乐年
Edward
0132642786.pdf
Neil H. E. Weste
数值分析.Timothy Sauer.图灵中文扫描版
Design of Sigma-Delta Converters in MATLAB® Simulink®
运放仿真方法整理
USER
Design of Analog CMOS Integrated Circuits
Razavi
DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES
George F. Simmons
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
多频段匹配自动优化
Yue Xu
普通高等教育“十一五”国家级规划教材 现代控制理论 （第三版）
刘豹 唐万生主编
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
jssc.2005.Replica Compensated Linear Regulators for PLLs
基于功耗优化的Pipelined+[..] (1)
1.5Bit 级pipelined+ADC典型单[..]
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi