Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
Advanced data converters G Manganaro
未知
PDFￗﾪﾻﾻￆ
实验 带运放的带隙基准设计
USER
模拟电子技术基础 第5版
清华大学电子学教研组编；童诗白，华成英原主编；华成英，[..]
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
electronic devices
Thomas L. Floyd
学校代码： 10246
tcheng
The Problem of PLL Power Consumption
Behzad Razavi
PLL Perfomance, Simulation, and Design
Dean Banerjee
Kendall Su, Analog Filters, 2nd Ed.
射频系统内低中频滤波器的设计和研究
SAR ADC-MIT
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
一种大电流LDO稳压器的设计
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert