Design considerations of recent advanced low-voltage low-temperature-c[..] ...
未知
射频集成电路与系统
李智群 王志功 编著
ISSC2021 SESSION 2
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Calibre® DESIGNrev Reference Manual
Siemens Industry Software
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Radio Frequency Integrated Circuits and Systems
Hooman Darabi
ESD Design and Synthesis (1)
数字滤波器的MATLAB与FPGA[..]
CMOS高性能运算放大器研究与设计
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Computing the continuous discretely. Integer-point enumeration ...
The Problem of PLL Power Consumption
Behzad Razavi
USB 3 1 r1.0
mphelps
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
分类号 密级
USER
Spectre RelXpert Reli ability Simulator User Guide
Inc. Cadence Design Sys tems
Virtuoso Editing 的使用简介
Richey
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong