Full page photo print
aboozar
Phase Locked Loops for Wireless Communications
未知
Harmonic balance finite element method applications in nonlinear ...
PLL 设计仿真及应用
Roland E. Best
斩波放大器输出纹波抑制方法综述 张三锋
CNKI
锁相环相位噪声与环路带宽的关系分析
电路分析
Practical RF Circuit Design for Modern Wireless Systems_ Passive ...
Name
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
ISSCC2021-1 3
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
精通开关电源设计(第2版)
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
低功耗逐次逼近寄存器模数转换器综述 丁召明 (1)
数值分析
运放仿真方法整理
USER
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li