Jespers-The gm ID Methodology, a sizing tool
未知
低压低功耗电流模CMOS带隙基准电路 孔令荣
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc
Presentation
Gaurav Singh
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
<4D6963726F736F66[..]
linjie
一种新型CMOS误差放大电路的设计 来新泉
高性能低压差线性稳压器研究与设计
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
Razavi Analog CMOS
高速串行接口时钟数据恢复电路设计研究
Mechanical Design Handbook Measurement, Analysis and Control ...
分类号 密级
USER
A TIA in CMOS 0.18um
Design Procedure for Two-Stage CMOS Transconductance Operational ...
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...