理工书库 lilin | Category: sample-reset loop filter

Discover (Random Books)

一种快速瞬态响应的无片外电容LDO的设计

一种快速瞬态响应的无片外电容LDO的设计

Digital Control

Digital Control

ISSCC2021 Session 29

ISSCC2021 Session 29

池保勇 CMOS射频集成电路分析与设计

池保勇 CMOS射频集成电路分析与设计

普林斯顿微积分读本（修订版）

普林斯顿微积分读本（修订版）

模拟CMOS电路设计折中与优化

模拟CMOS电路设计折中与优化

ADS射频电路设计与仿真入门及应用实例

ADS射频电路设计与仿真入门及应用实例

TheDesigner’sGuidetoSpiceandSpectre

TheDesigner’sGuid[..]

锁相环相位噪声与环路带宽的关系分析

锁相环相位噪声与环路带宽的关系分析

TCASⅡ 202212

TCASⅡ 202212

eetop.cn CMOS VLSI Design A Circuits and Systems Perspective 4th Edition

eetop.cn CMOS VLSI Design A Circuits and Systems Perspective ...

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

Spice-Oriented Nonlinear Circuit Analysis Using Harmonic Balance Method

Spice-Oriented Nonlinear Circuit Analysis Using Harmonic Balance ...

MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ENGINEERING, Sixth Edition

MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...

高性能流水线模数转换器及其数字校准技术研究贾华宇

高性能流水线模数转换器及其数字校准[..] 贾华宇

Static timing analysis for nanometer designs a practical approach (Rakesh Chadha, J. Bhasker (auth.)) (z-lib.org)

Static timing analysis for nanometer designs a practical approach ...

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS SerDes FPGAs

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...

Rakesh H. Patel & William Bereza

Cadence高速电路板设计

Cadence高速电路板设计

Category: sample-reset loop filter

A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS

A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...

Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly