理工书库 lilin | Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

Discover (Random Books)

RF and Microwave Power Amplifier Design

RF and Microwave Power Amplifier Design

Andrei Grebennikov

Cancellation of Amplifier Offset and f-Noise An Improved Chopper Stabilized Technique

Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...

12bit pipeline ADC design

12bit pipeline ADC design

Analog IC Design with Low-Dropout Regulators, Second Edition

Analog IC Design with Low-Dropout Regulators, Second Edition

Www.Yutou.Org Ebook Team!

Advanced data converters G Manganaro

Advanced data converters G Manganaro

NoiseDesign.dvi

NoiseDesign.dvi

应用于流水线ADC的比较器的设计与研究

应用于流水线ADC的比较器的设计与研究

maloberti data converters

maloberti data converters

Vivado Design Suite User Guide: Logic Simulation (UG900)

Vivado Design Suite User Guide: Logic Simulation (UG900)

一种应用于LDO的可编程电流限电路设计

一种应用于LDO的可编程电流限电路设计

Session 19

Session 19

examples

examples

bingdian001.com

bingdian001.com

bingdian001.com

模拟电路版图的艺术

模拟电路版图的艺术

ALAN HASTINGS著

Spectre Circuit Simulator Reference

Spectre Circuit Simulator Reference

Inc. Cadence Design Sys tems

全数字锁相环建模及分析代码-2014

全数字锁相环建模及分析代码-2014

频率补偿研究心得

频率补偿研究心得

AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite

AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...

Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS