理工书库 lilin | Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

Discover (Random Books)

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

A Low Power Two Stages CMOS OpAmp

A Low Power Two Stages CMOS OpAmp

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA 4 AXI User Guide, Version 2020.03a

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...

PCI Express Base 4.0

PCI Express Base 4.0

AMBA 3 AHB-Lite Protocol Specification

AMBA 3 AHB-Lite Protocol Specification

LDO降压转换器的稳定性分析

LDO降压转换器的稳定性分析

Nested Miller compensation in low-power CMOS design

Nested Miller compensation in low-power CMOS design

Ka Nang Leung;P.K.T. Mok

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Stephen Brown & Zvonko Vranesic

数值分析（第5版）习题解答 (李庆扬) (z-lib.org)

数值分析（第5版）习题解答 (李庆扬) (z-lib.org)

一种具有温度补偿高电源抑制比的带隙基准源何捷 (1)

一种具有温度补偿高电源抑制比的带隙基准源何捷 (1)

Calibre® Query Server Manual

Calibre® Query Server Manual

Siemens Industry Software

Calibre® xACT User's Manual

Calibre® xACT User's Manual

Siemens Industry Software

Striving for small-signal stability - IEEE Circuits and Devices Magazine

Striving for small-signal stability - IEEE Circuits and Devices ...

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...

openofdm-readthedocs-io-en-latest

openofdm-readthed[..]

Finite element analysis with error estimators an introduction to the FEM and adaptive error analysis for engineering students (J. E. Akin) (Z-Library)

Finite element analysis with error estimators an introduction ...

PyCell Studio Tutorial

PyCell Studio Tutorial

数字VLSI芯片设计使用Cadence和Synopsys CAD工具

数字VLSI芯片设计使用Cadence和Synopsys CAD工具

艾瑞克·布鲁范德著

Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn