Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
基于运算放大器和模拟集成电路的电路[..] with Operational Amplifiers and Analog ...
Sergio Franco 著
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
未知
Seven Steps to Successful Analog-to-Digital Signal Conversion ...
Analog Devices, Inc.
深入Linux内核架构
Radio Frequency Integrated Circuits and Systems
Hooman Darabi
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
一种带瞬态响应增强的无电容型LDO
VerilogA系统设计与仿真（可[..]
深入理解linux内核(第三版)
Session 29V
CMOS模拟集成电路
王永生
王华老师射频功放教材
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
Circuit Simulation by Farid N. Najm (z-lib.org)
TrnoiseAN.fm
mtian
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn