Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
LDO设计论文
Zhangwen Tang
简并点优化的高性能带隙基准电路
未知
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
拉扎维模拟CMOS集成电路第二版最新答案
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Stability for Op Amps
王华老师射频功放教材
PCI Express Base r3.1
Bill Haffner
Session 35
高等数学 第7版 上
同济大学数学系编
Session 27
ISSCC 2019 Digest of Technical Papers
通信原理 第7版 学习辅导与考研指导
曹丽娜,樊昌信编著
Systematic Design of Analog CMOS Circuits
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
Advanced Techniques in RF Power Amplifier Design (Ripped by ...
Low-noise monolithic amplifier design: Bipolar versus CMOS
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn