理工书库 lilin | Category: Linear integrated circuits

Discover (Random Books)

ISSCC2021-SC4

ISSCC2021-SC4

2010_FrontMatter_pgs001-005_stv

2010_FrontMatter_[..]

PLL Perfomance, Simulation, and Design

PLL Perfomance, Simulation, and Design

CMOS带隙基准源研究与设计

CMOS带隙基准源研究与设计

DCDC变换器工作原理及设计

DCDC变换器工作原理及设计

Bandgap & LDO-李福乐

Bandgap & LDO-李福乐

HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR

HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR

Using ADS to simulate Noise Figure using a large-signal transistor model

Using ADS to simulate Noise Figure using a large-signal transistor ...

Wishbone B4

Wishbone B4

Session 6

Session 6

HSPICE/SPICE Interface Reference

HSPICE/SPICE Interface Reference

Inc. Cadence Design Sys tems

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

普林斯顿微积分读本（修订版）

普林斯顿微积分读本（修订版）

MSSC.2016.B. Razavi-TSPC Logic

MSSC.2016.B. Razavi-TSPC Logic

Frequency Compensation of Op-amp and its types Circuit Digest

Frequency Compensation of Op-amp and its types Circuit Digest

CMOS Sigma-Delta Converters Practical Design Guide

CMOS Sigma-Delta Converters Practical Design Guide

Microelectronic circuits 6th edition

Microelectronic circuits 6th edition

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...

Category: Linear integrated circuits

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland