理工书库 lilin | Category: 2009 Symposium on VLSI Circuits;2009; ; ;

Discover (Random Books)

Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021

Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Stephen Brown & Zvonko Vranesic

学校代码： 10246

学校代码： 10246

Modern Semiconductor Devices for Integrated Circuits

Modern Semiconductor Devices for Integrated Circuits

Chenming Calvin Hu

相位噪声jitter基本定义

相位噪声jitter基本定义

ISSCC2021-SC1-Introduction to PLLs Phase Noise, Modeling, and Key Wireless Design Considerations

ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...

The Art of Analog Layout, Second Edition

The Art of Analog Layout, Second Edition

模拟集成电路分析与设计（第二版）

模拟集成电路分析与设计（第二版）

GmID Methodology

GmID Methodology

asicon.2009.5351450-Enhanced Power Supply Rejection

asicon.2009.53514[..] Power Supply Rejection

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications—Amendment 4: Enhancements for Very High Throughput for Operation in Bands below 6 GHz

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...

LAN/MAN Standards Committee of the IEEE Computer Society

宽带可变增益放大器的研究与设计

宽带可变增益放大器的研究与设计

IEEE Standard for Ethernet

IEEE Standard for Ethernet

Power systems-on-chip practical aspects of design (Allard, Bruno) (Z-Library)

Power systems-on-chip practical aspects of design (Allard, Bruno) ...

斩波放大器输出纹波抑制方法综述张三锋

斩波放大器输出纹波抑制方法综述张三锋

HarmonicBalance

HarmonicBalance

Session 15: Compute-in-Memory Processors for Deep Neural Networks

Session 15: Compute-in-Memory Processors for Deep Neural Networks

开关电源控制环路设计

开关电源控制环路设计

Category: 2009 Symposium on VLSI Circuits;2009; ; ;

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin