一种超低静态功耗LDO的设计
未知
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
Tempus User Guide
Inc. Cadence Design Sys tems
mssc.2015.Razavi-The StrongARM Latch
PLL 设计仿真及应用
Roland E. Best
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
带隙基准电路的研究
<CCC6B3A4CEC4>
多采样率系统：采样率转换和数字滤波器组
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
集成电路设计中的电源管理技术
Founder Electronics Ltd
全差分运算放大器设计-tangzh[..]
chwtang
Calibre® RVE User's Manual
Siemens Industry Software
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
Analysis and design of monolithic, high PSR, linear regulators ...
USB 2.0
hevryjiang
S_Para_E.PM6
Dz@PMAN-PC2
一种低静态电流、高稳定性的LDO线[..]
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi