Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
Verification of SD/MMC Controller IP Using UVM
未知
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
CNKI
Noise and Spurious Tones Management Techniques for Multi-GHz ...
Adrian Maxim
PLL WITH LOW SPURS
Book.DVI
Research and Design of Buck-Boost DC-DC Converter
无线通信中的射频收发系统设计（英文版）
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
USB 3.0中五分频电路设计
TOM
Bandgap & LDO-李福乐
Administrator
一种适用于DDR内存驱动的LDO芯片设计
Three Stages CMOS OpAmp
一种具有过温与过流保护功能的LDO
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
14984226455248291[..]
一种应用于LDO的可编程电流限电路设计
Session 4: Processors
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta