理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

锁相环技术(第3版)——PhaseLock Techniques, Third Edition

锁相环技术(第3版)——Phase[..] Techniques, Third Edition

Floyd M. Gardner 著 & 姚剑清 & 译

CMOS Circuit Design, Layout, and Simulation

CMOS Circuit Design, Layout, and Simulation

Baker, R. Jacob

数字信号处理导论MATLAB实现 2版 (Robert A.Schlling Sandra L... (z-lib.org)

数字信号处理导论MATLAB实现 2版 (Robert A.Schlling Sandra L... (z-lib.org)

模拟IC设计

模拟IC设计

Session 30

Session 30

Design and Simulation of LNA using Advanced Design Systems (ADS)

Design and Simulation of LNA using Advanced Design Systems (ADS)

微波工程（第3版）

微波工程（第3版）

（美）DAVID M.POZAR著张肇仪周乐柱吴德明等译

FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD

FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD

Finite element analysis with error estimators an introduction to the FEM and adaptive error analysis for engineering students (J. E. Akin) (Z-Library)

Finite element analysis with error estimators an introduction ...

The Design of Low-Noise Bandgap References - Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on

The Design of Low-Noise Bandgap References - Circuits and Systems ...

模拟CMOS集成电路设计第2版14609998

模拟CMOS集成电路设计第2版14609998

High Speed Data Converters

High Speed Data Converters

无电容型LDO的研究现状与进展

无电容型LDO的研究现状与进展

计算电磁场的矩量法（PDF）

计算电磁场的矩量法（PDF）

基于延迟锁相环的时钟发生器设计

基于延迟锁相环的时钟发生器设计

e采样与adc

e采样与adc

A simple three-terminal IC bandgap reference

A simple three-terminal IC bandgap reference

反馈系统

反馈系统

Feedback Systems An Introduction for Scientists & Engineers (2008, Princeton University Press)

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...