Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
未知
AMBA总线规范_V2.0
kongsuo
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Analysis and Design of Transimpedance Amplifiers for Optical ...
4<8=8AB@0B>@
Session 28V
Avalon® Interface Specifications
Intel Corporation
通信标准对数据转换器的要求V1.0
CMOS模拟IP线性集成电路 (1)
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
运放仿真方法整理
USER
Chap1_20160228_4.dvi
bingdian001.com
计算电磁学要论 by 盛新庆 (z-lib.org)
CNKI
Session 3: Highlighted Chip Releases: Modern Digital SoCs
A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...
IEEE
Design and Simulation of LNA using Advanced Design Systems (ADS)
The Method of Moments in Electromagnetics
Walton C. Gibson