Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
Internal and external op-amp compensation: a control-centric ...
未知
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
Avalon® Interface Specifications
Intel Corporation
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
CMOS模拟集成电路设计布局仿真-[..]
ISSCC2020-01 Visuals
Steve Bonney
Session 11V-ADVANCED WIRELINE LINKS AND TECHNIQUES
PrimeTime User Guide
Synopsys, Inc.
微波工程
David M. Pozar
CMOS Mixed-Signal Circuit Design, 2nd Ed
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
适用于高速闪存的超快无片外电容LDO
Calibre® DESIGNrev Reference Manual
Siemens Industry Software
MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...
William Bolton
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
IEEE Standard for Ethernet