CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
ISM-PLL
未知
lnaDesign2
Microsoft Word - translator_prefac[..]
Zhiping Yu
射频电路设计-理论与应用 中文第1版
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
WLAN射频接收机集成电路设计与研究
带温度补偿的高精度CMOS振荡器的[..] (1)
RF and Microwave Power Amplifier Design, Second Edition
Andrei Grebennikov
Ring PLL的详细设计博士论文
Matching Analysis and the Design of Low Offset Amplifiers
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
Design of Analog CMOS Integrated Circuits
Razavi
Digital Control of Dyanmic Systems 3rd ed - G. Franklin, J. ...
John
1V供电的低噪声带隙基准电压源
openofdm-readthed[..]
Amplifiers, Comparators, Multipliers, Filters, and Oscillators; ...
Tertulien Ndjountche