A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
SSReader Print.
kxy
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
信号与系统（奥本海姆）
未知
A mixed-mode esd protection circuit simulation-design methodology ...
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
二级米勒补偿运算放大器设计教程
Ray
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
自适应滤波器原理
（美）赫金 & 郑宝玉等译
Microsoft Word - Frequency Response.doc
rayork
低压、低功耗、高精度的逐次逼近型
ycp
CMOS带隙基准源研究与设计
dwd
Design of Analog CMOS Integrated Circuits, Second Edition
Behzad Razavi
Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
man_mentor_vip_ax[..]
merickso
ssreader
IEEE Standard for Ethernet