Quantus Techgen Reference Manual
未知
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
数值分析
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
集成电路静态时序分析与建模
刘峰编著
Session 19
Layout Techniques for Integrated Circuit Designers
Sahrling
Session 5
一种低静态电流、高稳定性的LDO线[..]
Internal and external op-amp compensation: a control-centric ...
CN105763219A-2016[..]
集成电路版图设计 [陆学斌 主编] 2012年版
Numerical Analysis (Second Edition)
Walter Gautschi
openofdm-readthed[..]
一种快速瞬态响应LDO的设计与实现
TOM
SKILL Development of Parameterized Cells 5141
Bipolar and MOS Analog IC Design
Alan B. Grebene
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
IEEE Standard for Ethernet