A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
未知
[集成电路掩膜板设计].IC.Ma[..]
RFIC2 Razavi
CMOS带隙基准源研究
zwtang
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
LDO低压差线性稳压器核心电路的设计
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong
A Micropower Chopper-Stabilized Operational Amplifier Using ...
Rod Burt;Joy Zhang
Design of Chopper-Stabilized Amplifiers With Reduced Offset ...
A generic solution to polygon clipping
Bala R. Vatti
High-Speed Architecture for a Programmable Frequency Divider ...
14984226455248291[..]
2010_FrontMatter_[..]
Steve Bonney
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
ELKHOLY-DISSERTAT[..]
全差分运算放大器设计
唐长文
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society