功率谱密度计算
yzx
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
未知
模拟集成电路的分析与设计 格雷 839页 76M 高清书签版
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
Three Stages CMOS OpAmp
Power Management Techniques for Integrated Circuit Design
Ke-Horng Chen
一种LDO使能控制端失效的分析方法
一种低温漂CMOS带隙基准电压源的设计 陈碧
工作在亚阈值区CMOS OTA的研究
Research and Design of Buck-Boost DC-DC Converter
CNKI
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
高速串行接口时钟数据恢复电路设计研究
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
Session 36
Computing the continuous discretely. Integer-point enumeration ...
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...