CMOS Analog Circuit Design
4<8=8AB@0B>@
Research and Design of Buck-Boost DC-DC Converter
CNKI
CMOS带隙基准源研究与设计
dwd
Switching Power Supplies A to Z
Sanjaya_Maniktala
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
Circuit Simulation by Farid N. Najm (z-lib.org)
未知
Optimum Feedback Amplifier Design For Control Systems
Timothy E. Biesecker
Microsoft Word - 异步FIFO的设计.doc
Jerry
ISSCC2021-SC4
实验 带运放的带隙基准设计
USER
一种自参考结构的高速高精度片上时钟[..]
Abraham uta GPIO ESD
Administrator
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
[集成电路掩膜板设计].IC.Ma[..]
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
基于CMOS工艺的负压低压差线性稳[..]
PHASE ERROR CANCELLATION
一种适用于微传感器读出电路的低噪声[..]
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...