A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Synthesis and Optimization of Digital Circuits (Giovanni De ...
未知
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
Traveling Wave Analysis of Partial Differential Equations Numerical ...
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
Session 10: Continuous-Time ADCs and DACs
高速数字电路设计中信号完整性分析与研究
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
ISSCC2021-SC4
Verilog HDL Design Examples
Joseph Cavanagh
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
EE214B Advanced Analog Integrated Circuit Design
A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...
IEEE
一种应用于MCU待机模式的超低功耗[..]
Low Voltage, Low Power CMOS Bandgap References
zshu
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
Differential Equations Theory, Technique, and Practice by George ...
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
IEEE Standard for Ethernet