Ring PLL的详细设计博士论文
未知
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
Pyros Interactive Viewer User Guide
Inc. Synopsys
Internal and external op-amp compensation: a control-centric ...
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
音频功率放大器设计手册
（英）DouglasSelf著
DDS关键公式计算
琥珀主
openofdm-readthed[..]
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
Dynamic Response of Linear Systems Impact of Pole & Zero Locations
一种超低静态功耗LDO的设计
Microelectronic circuits 6th edition
一种带软启动电路的带隙基准电压源的实现 张科
CNKI
模拟集成电路设计与仿真
何乐年
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet