自动控制原理第6版
未知
MATLAB数字信号处理85个实用[..]
模拟集成电路设计与仿真 何乐年
Edward
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
阻抗匹配与史密斯（Smith）圆图[..]
NoiseDesign.dvi
ESD Design and Synthesis
04_TechActive.fm
Administrator
高效率峰值电流模BOOST型DC-[..]
jlxu
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Session 4: Processors
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
DUTY CYCLE CORRECTION CIRCUITRY
Dracula Reference
Inc. Cadence Design Sys tems
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
AM-PM distorion
TI-运算放大器
射频电路与芯片设计要点（中文版）
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.