二级运放建立时间与相位裕度的分析与优化
未知
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Session 2: Highlighted Chip Releases: 5G and Radar Systems
LDO设计小结一
zeng zhen
Handbook of Power Management Circuits
Totem User Manual 2021R
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
ISF_TUTORIAL
YIZHE HU
高速流水线模数转换器关键技术研究与[..]
SARADC设计
李福乐
半导体物理与器件（第三版）中文版
反馈系统
Feedback Systems An Introduction for Scientists & Engineers (2008, Princeton University Press)
Numerical Methods in Engineering with Python (2005)
Digital Control
Understanding Phase Noise in LC VCOs
A Key Problem in RF Integrated Circuits
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
HIGH QUALITY PARALLEL RESONANCE OSCILLATOR
信号与系统下 第三版
AMBA总线规范_V2.0
kongsuo
AMBA 4 AXI4-Stream Protocol Specification
ARM Limited
AMBA AXI Protocol Specification
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM AMBA 5 AHB Protocol Specification AHB5, AHB-Lite
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.