Verilog HDL Design Examples
Joseph Cavanagh
Modelithics Optimized LNA Design April MWJ 2021
未知
一种快速瞬态响应无电容型LDO的设计
Session 19
Session 33
3P-EBK: CALCULUS EARLY TRANSCENDENTALS
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
Advanced Opamp Topologies (Part II)
Michael H. Perrott
Katsuhiko Ogata
dynstab2/ThePirateBay
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
Sigma-Delta ADCs - Tutorial | Maxim Integrated
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Session 27
数值分析 第五版 (李庆扬 王能超 易大义) (z-lib.org)
数值分析
Microsoft Word - RFKitDoc_v1 3.doc
alanw
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
USB 2.0
hevryjiang