Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
高速串行接口时钟数据恢复电路设计研究
未知
零点极点
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
PLL频率合成器的杂散性能分析
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
ISSCC2021 Session 21
Altera系列FPGA芯片IP核详解
Digital integrated circuit design using verilog and systemverilog ...
Phillip E. Allen-CMOS Analog Circuit Design
4<8=8AB@0B>@
模拟电子技术基础答案-第五版
Middlebrook Part 1
mwidmer
模拟集成电路
艾伦
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
基于运算放大器和模拟集成电路的电路[..] with Operational Amplifiers and Analog ...
Sergio Franco 著
Optimum Feedback Amplifier Design For Control Systems
Timothy E. Biesecker
Embedded Design Handbook
Intel Corporation